


LMR12010

SIMPLE SWITCHER® 20Vin, 1A Step-Down Voltage Regulator in SOT-23



30166501

Features

- Input voltage range of 3V to 20V
- Output voltage range of 0.8V to 17V
- Output current up to 1A
- 1.6MHz (LMR12010X) and 3 MHz (LMR12010Y) switching frequencies
- Low shutdown Iq, 30 nA typical
- Internal soft-start
- Internally compensated
- Current-Mode PWM operation
- Thermal shutdown
- Thin SOT23-6 package (2.97 x 1.65 x 1mm)
- Fully enabled for WEBENCH® Power Designer

Performance Benefits


- Extremely easy to use
- Tiny overall solution reduces system cost

Applications

- Point-of-Load Conversions from 3.3V, 5V, and 12V Rails
- Space Constrained Applications
- Battery Powered Equipment
- Industrial Distributed Power Applications
- Power Meters
- Portable Hand-Held Instruments


System Performance

Efficiency vs Load Current - "X" V_{OUT} = 5V





30166536

Efficiency vs Load Current - "Y" V_{OUT} = 5V



30166534

Connection Diagrams



Ordering Information

Order Number	Package Type	NSC Package Drawing	Package Marking	Supplied As
LMR12010XMKE	TSOT-6	MK06A	SF7B	250 Units on Tape and Reel
LMR12010XMK				1000 Units on Tape and Reel
LMR12010XMKX				3000 Units on Tape and Reel
LMR12010YMKE			SF8B	250 Units on Tape and Reel
LMR12010YMK				1000 Units on Tape and Reel
LMR12010YMKX				3000 Units on Tape and Reel

Pin Descriptions

Pin	Name	Function
1	BOOST	Boost voltage that drives the internal NMOS control switch. A bootstrap capacitor is connected between the BOOST and SW pins.
2	GND	Signal and Power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin for accurate regulation.
3	FB	Feedback pin. Connect FB to the external resistor divider to set output voltage.
4	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than $V_{IN} + 0.3V$.
5	V_{IN}	Input supply voltage. Connect a bypass capacitor to this pin.
6	SW	Output switch. Connects to the inductor, catch diode, and bootstrap capacitor.

Absolute Maximum Ratings *(Note 1)*

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{IN}	-0.5V to 24V
SW Voltage	-0.5V to 24V
Boost Voltage	-0.5V to 30V
Boost to SW Voltage	-0.5V to 6.0V
FB Voltage	-0.5V to 3.0V
EN Voltage	-0.5V to ($V_{IN} + 0.3V$)
Junction Temperature	150°C
ESD Susceptibility <i>(Note 2)</i>	2kV
Storage Temp. Range	-65°C to 150°C

For soldering specifications: see product folder at www.national.com and www.national.com/ms/MS/MS-SOLDERING.pdf

Operating Ratings *(Note 1)*

V_{IN}	3V to 20V
SW Voltage	-0.5V to 20V
Boost Voltage	-0.5V to 25V
Boost to SW Voltage	1.6V to 5.5V
Junction Temperature Range	-40°C to +125°C
Thermal Resistance θ_{JA} <i>(Note 3)</i>	118°C/W

Electrical Characteristics

Specifications with standard typeface are for $T_J = 25^\circ\text{C}$, and those in **boldface type** apply over the full **Operating Temperature Range** ($T_J = -40^\circ\text{C}$ to 125°C). $V_{IN} = 5V$, $V_{BOOST} - V_{SW} = 5V$ unless otherwise specified. Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Symbol	Parameter	Conditions	Min <i>(Note 4)</i>	Typ <i>(Note 5)</i>	Max <i>(Note 4)</i>	Units
V_{FB}	Feedback Voltage		0.784	0.800	0.816	V
$\Delta V_{FB}/\Delta V_{IN}$	Feedback Voltage Line Regulation	$V_{IN} = 3V$ to 20V		0.01		% / V
I_{FB}	Feedback Input Bias Current	Sink/Source		10	250	nA
UVLO	Undervoltage Lockout	V_{IN} Rising		2.74	2.90	V
	Undervoltage Lockout	V_{IN} Falling	2.0	2.3		
	UVLO Hysteresis		0.30	0.44	0.62	
F_{SW}	Switching Frequency	LMR12010X	1.2	1.6	1.9	MHz
		LMR12010Y	2.2	3.0	3.6	
D_{MAX}	Maximum Duty Cycle	LMR12010X	85	92		%
		LMR12010Y	78	85		
D_{MIN}	Minimum Duty Cycle	LMR12010X		2		%
		LMR12010Y		8		
$R_{DS(ON)}$	Switch ON Resistance	$V_{BOOST} - V_{SW} = 3V$		300	600	m Ω
I_{CL}	Switch Current Limit	$V_{BOOST} - V_{SW} = 3V$	1.2	1.7	2.5	A
I_Q	Quiescent Current	Switching		1.5	2.5	mA
	Quiescent Current (shutdown)	$V_{EN} = 0V$		30		
I_{BOOST}	Boost Pin Current	LMR12010X (50% Duty Cycle)		2.5	3.5	mA
		LMR12010Y (50% Duty Cycle)		4.25	6.0	
V_{EN_TH}	Shutdown Threshold Voltage	V_{EN} Falling			0.4	V
	Enable Threshold Voltage	V_{EN} Rising	1.8			
I_{EN}	Enable Pin Current	Sink/Source		10		nA
I_{SW}	Switch Leakage			40		nA

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see Electrical Characteristics.

Note 2: Human body model, 1.5k Ω in series with 100pF.

Note 3: Thermal shutdown will occur if the junction temperature exceeds 165°C. The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a 3" x 3" PC board with 2oz. copper on 4 layers in still air. For a 2 layer board using 1 oz. copper in still air, $\theta_{JA} = 204^\circ\text{C}/\text{W}$.

Note 4: Guaranteed to National's Average Outgoing Quality Level (AOQL).


Note 5: Typicals represent the most likely parametric norm.

Typical Performance Characteristics

L1 = 2.2 μ H ("Y") and $T_A = 25^\circ\text{C}$, unless specified otherwise.


All curves taken at $V_{IN} = 5\text{V}$, $V_{BOOST} - V_{SW} = 5\text{V}$, $L1 = 4.7 \mu\text{H}$ ("X"),

Efficiency vs Load Current - "X" $V_{OUT} = 5\text{V}$




30166536

Efficiency vs Load Current - "Y" $V_{OUT} = 5\text{V}$




30166534

Efficiency vs Load Current - "X" $V_{OUT} = 3.3\text{V}$




30166551

Efficiency vs Load Current - "Y" $V_{OUT} = 3.3\text{V}$




30166552

Efficiency vs Load Current - "X" $V_{OUT} = 1.5\text{V}$




30166537

Efficiency vs Load Current - "Y" $V_{OUT} = 1.5\text{V}$




30166535

Oscillator Frequency vs Temperature - "X"




30166527


Oscillator Frequency vs Temperature - "Y"




30166528

Current Limit vs Temperature
 $V_{IN} = 5V$ 


30166529

Current Limit vs Temperature
 $V_{IN} = 20V$ 


30166547

 V_{FB} vs Temperature


30166533

 R_{DSON} vs Temperature


30166530




30166546




30166556



30166554




30166555



30166553

Block Diagram



30166506

FIGURE 1.

General Description

The LMR12010 regulator is a monolithic, high frequency, PWM step-down DC/DC converter in a 6-pin Thin SOT23 package. It provides all the active functions to provide local DC/DC conversion with fast transient response and accurate regulation in the smallest possible PCB area.

With a minimum of external components and online design support through WEBENCH™, the LMR12010 is easy to use. The ability to drive 1A loads with an internal 300mΩ NMOS switch using state-of-the-art 0.5μm BiCMOS technology results in the best power density available. The world class control circuitry allows for on-times as low as 13ns, thus supporting exceptionally high frequency conversion over the entire 3V to 20V input operating range down to the minimum output voltage of 0.8V. Switching frequency is internally set to 1.6 MHz (LMR12010X) or 3 MHz (LMR12010Y), allowing the use of extremely small surface mount inductors and chip capacitors. Even though the operating frequencies are very high, efficiencies up to 90% are easy to achieve. External shutdown is included, featuring an ultra-low stand-by current of 30nA. The LMR12010 utilizes current-mode control and internal compensation to provide high-performance regulation over a wide range of operating conditions. Additional features include internal soft-start circuitry to reduce inrush current, pulse-by-pulse current limit, thermal shutdown, and output over-voltage protection.

Application Information

THEORY OF OPERATION

The LMR12010 is a constant frequency PWM buck regulator IC that delivers a 1A load current. The regulator has a preset

switching frequency of either 3 MHz (LMR12010Y) or 1.6MHz (LMR12010X). These high frequencies allow the LMR12010 to operate with small surface mount capacitors and inductors, resulting in DC/DC converters that require a minimum amount of board space. The LMR12010 is internally compensated, so it is simple to use, and requires few external components. The LMR12010 uses current-mode control to regulate the output voltage.

The following operating description of the LMR12010 will refer to the Simplified Block Diagram (Figure 1) and to the waveforms in Figure 2. The LMR12010 supplies a regulated output voltage by switching the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS control switch. During this on-time, the SW pin voltage (V_{SW}) swings up to approximately V_{IN} , and the inductor current (I_L) increases with a linear slope. I_L is measured by the current-sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{REF} . When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through Schottky diode D1, which forces the SW pin to swing below ground by the forward voltage (V_D) of the catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.




FIGURE 2. LMR12010 Waveforms of SW Pin Voltage and Inductor Current

BOOST FUNCTION

Capacitor C_{BOOST} and diode D2 in Figure 3 are used to generate a voltage V_{BOOST}. V_{BOOST} - V_{SW} is the gate drive voltage to the internal NMOS control switch. To properly drive the internal NMOS switch during its on-time, V_{BOOST} needs to be at least 1.6V greater than V_{SW}. Although the LMR12010 will operate with this minimum voltage, it may not have sufficient gate drive to supply large values of output current. Therefore, it is recommended that V_{BOOST} be greater than 2.5V above V_{SW} for best efficiency. V_{BOOST} - V_{SW} should not exceed the maximum operating limit of 5.5V.

5.5V > V_{BOOST} - V_{SW} > 2.5V for best performance.




FIGURE 3. V_{OUT} Charges C_{BOOST}

When the LMR12010 starts up, internal circuitry from the BOOST pin supplies a maximum of 20mA to C_{BOOST}. This current charges C_{BOOST} to a voltage sufficient to turn the switch on. The BOOST pin will continue to source current to C_{BOOST} until the voltage at the feedback pin is greater than 0.76V.

There are various methods to derive V_{BOOST}:

1. From the input voltage (V_{IN})
2. From the output voltage (V_{OUT})
3. From an external distributed voltage rail (V_{EXT})
4. From a shunt or series zener diode

In the Simplified Block Diagram of Figure 1, capacitor C_{BOOST} and diode D2 supply the gate-drive current for the NMOS switch. Capacitor C_{BOOST} is charged via diode D2 by V_{IN}. During a normal switching cycle, when the internal NMOS control switch is off (T_{OFF}) (refer to Figure 2), V_{BOOST} equals

V_{IN} minus the forward voltage of D2 (V_{FD2}), during which the current in the inductor (L) forward biases the Schottky diode D1 (V_{FD1}). Therefore the voltage stored across C_{BOOST} is

$$V_{BOOST} - V_{SW} = V_{IN} - V_{FD2} + V_{FD1}$$

When the NMOS switch turns on (T_{ON}), the switch pin rises to

$$V_{SW} = V_{IN} - (R_{DSON} \times I_L),$$

forcing V_{BOOST} to rise thus reverse biasing D2. The voltage at V_{BOOST} is then

$$V_{BOOST} = 2V_{IN} - (R_{DSON} \times I_L) - V_{FD2} + V_{FD1}$$

which is approximately

$$2V_{IN} - 0.4V$$

for many applications. Thus the gate-drive voltage of the NMOS switch is approximately

$$V_{IN} - 0.2V$$

An alternate method for charging C_{BOOST} is to connect D2 to the output as shown in Figure 3. The output voltage should be between 2.5V and 5.5V, so that proper gate voltage will be applied to the internal switch. In this circuit, C_{BOOST} provides a gate drive voltage that is slightly less than V_{OUT}.

In applications where both V_{IN} and V_{OUT} are greater than 5.5V, or less than 3V, C_{BOOST} cannot be charged directly from these voltages. If V_{IN} and V_{OUT} are greater than 5.5V, C_{BOOST} can be charged from V_{IN} or V_{OUT} minus a zener voltage by placing a zener diode D3 in series with D2, as shown in Figure 4. When using a series zener diode from the input, ensure that the regulation of the input supply doesn't create a voltage that falls outside the recommended V_{BOOST} voltage.

$$(V_{INMAX} - V_{D3}) < 5.5V$$

$$(V_{INMIN} - V_{D3}) > 1.6V$$




FIGURE 4. Zener Reduces Boost Voltage from V_{IN}

An alternative method is to place the zener diode D3 in a shunt configuration as shown in Figure 5. A small 350mW to 500mW 5.1V zener in a SOT-23 or SOD package can be used for this purpose. A small ceramic capacitor such as a 6.3V, 0.1µF capacitor (C4) should be placed in parallel with the zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1 µF parallel shunt capacitor ensures that the V_{BOOST} voltage is maintained during this time.

Resistor R3 should be chosen to provide enough RMS current to the zener diode (D3) and to the BOOST pin. A recommended choice for the zener current (I_{ZENER}) is 1 mA. The current I_{BOOST} into the BOOST pin supplies the gate current of the NMOS control switch and varies typically according to the following formula for the X version:

$$I_{BOOST} = 0.56 \times (D + 0.54) \times (V_{ZENER} - V_{D2}) \text{ mA}$$

I_{BOOST} can be calculated for the Y version using the following:

$$I_{\text{BOOST}} = (D + 0.5) \times (V_{\text{ZENER}} - V_{\text{D2}}) \text{ mA}$$

where D is the duty cycle, V_{ZENER} and V_{D2} are in volts, and I_{BOOST} is in milliamps. V_{ZENER} is the voltage applied to the anode of the boost diode (D2), and V_{D2} is the average forward voltage across D2. Note that this formula for I_{BOOST} gives typical current. For the worst case I_{BOOST} , increase the current by 40%. In that case, the worst case boost current will be

$$I_{\text{BOOST-MAX}} = 1.4 \times I_{\text{BOOST}}$$


R3 will then be given by

$$R3 = (V_{\text{IN}} - V_{\text{ZENER}}) / (1.4 \times I_{\text{BOOST}} + I_{\text{ZENER}})$$

For example, using the X-version let $V_{\text{IN}} = 10\text{V}$, $V_{\text{ZENER}} = 5\text{V}$, $V_{\text{D2}} = 0.7\text{V}$, $I_{\text{ZENER}} = 1\text{mA}$, and duty cycle $D = 50\%$. Then


$$I_{\text{BOOST}} = 0.56 \times (0.5 + 0.54) \times (5 - 0.7) \text{ mA} = 2.5\text{mA}$$

$$R3 = (10\text{V} - 5\text{V}) / (1.4 \times 2.5\text{mA} + 1\text{mA}) = 1.11\text{k}\Omega$$




30166548

FIGURE 5. Boost Voltage Supplied from the Shunt Zener on V_{IN}



30166542

FIGURE 6. V_{BOOST} Derived from V_{IN}



30166550

FIGURE 7. V_{BOOST} Derived from Series Zener Diode (V_{OUT})

ENABLE PIN / SHUTDOWN MODE

The LMR12010 has a shutdown mode that is controlled by the enable pin (EN). When a logic low voltage is applied to EN, the part is in shutdown mode and its quiescent current drops to typically 30nA. Switch leakage adds another 40nA from the input supply. The voltage at this pin should never exceed $V_{\text{IN}} + 0.3\text{V}$.

SOFT-START

This function forces V_{OUT} to increase at a controlled rate during start up. During soft-start, the error amplifier's reference voltage ramps from 0V to its nominal value of 0.8V in approximately 200 μs . This forces the regulator output to ramp up in a more linear and controlled fashion, which helps reduce in-rush current. Under some circumstances at start-up, an output voltage overshoot may still be observed. This may be due to a large output load applied during start up. Large amounts of output external capacitance can also increase output voltage overshoot. A simple solution is to add a feed forward capacitor with a value between 470pf and 1000pf across the top feedback resistor (R1).

OUTPUT OVERVOLTAGE PROTECTION

The overvoltage comparator compares the FB pin voltage to a voltage that is 10% higher than the internal reference V_{ref} . Once the FB pin voltage goes 10% above the internal reference, the internal NMOS control switch is turned off, which allows the output voltage to decrease toward regulation.

UNDERVOLTAGE LOCKOUT

Undervoltage lockout (UVLO) prevents the LMR12010 from operating until the input voltage exceeds 2.74V(typ).

The UVLO threshold has approximately 440mV of hysteresis, so the part will operate until V_{IN} drops below 2.3V(typ). Hysteresis prevents the part from turning off during power up if V_{IN} is non-monotonic.

CURRENT LIMIT

The LMR12010 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 1.7A (typ), and turns off the switch until the next switching cycle begins.

THERMAL SHUTDOWN

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch doesn't turn on until the junction temperature drops to approximately 150°C.

Design Guide

INDUCTOR SELECTION

The Duty Cycle (D) can be approximated quickly using the ratio of output voltage (V_O) to input voltage (V_{IN}):

$$D = \frac{V_O}{V_{IN}}$$

The catch diode (D1) forward voltage drop and the voltage drop across the internal NMOS must be included to calculate a more accurate duty cycle. Calculate D by using the following formula:

$$D = \frac{V_O + V_D}{V_{IN} + V_D - V_{SW}}$$

V_{SW} can be approximated by:

$$V_{SW} = I_O \times R_{DS(ON)}$$

The diode forward drop (V_D) can range from 0.3V to 0.7V depending on the quality of the diode. The lower V_D is, the higher the operating efficiency of the converter.

The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the inductor value will decrease the output ripple current. The ratio of ripple current (Δi_L) to output current (I_O) is optimized when it is set between 0.3 and 0.4 at 1A. The ratio r is defined as:

$$r = \frac{\Delta i_L}{I_O}$$

One must also ensure that the minimum current limit (1.2A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (I_{LPK}) in the inductor is calculated by:

$$I_{LPK} = I_O + \Delta i_L / 2$$

If $r = 0.5$ at an output of 1A, the peak current in the inductor will be 1.25A. The minimum guaranteed current limit over all operating conditions is 1.2A. One can either reduce r to 0.4 resulting in a 1.2A peak current, or make the engineering judgement that 50mA over will be safe enough with a 1.7A typical current limit and 6 sigma limits. When the designed maximum output current is reduced, the ratio r can be increased. At a current of 0.1A, r can be made as high as 0.9. The ripple ratio can be increased at lighter loads because the net ripple is actually quite low, and if r remains constant the inductor value can be made quite large. An equation empirically developed for the maximum ripple ratio at any current below 2A is:

$$r = 0.387 \times I_{OUT}^{-0.3667}$$

Note that this is just a guideline.

The LMR12010 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. See the output capacitor section for more details on calculating output voltage ripple.

Now that the ripple current or ripple ratio is determined, the inductance is calculated by:

$$L = \frac{V_O + V_D}{I_O \times r \times f_s} \times (1-D)$$

where f_s is the switching frequency and I_O is the output current. When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum output current. For example, if the designed maximum output current is 0.5A and the peak current is 0.7A, then the inductor should be specified with a saturation current limit of >0.7A. There is no need to specify the saturation or peak current of the inductor at the 1.7A typical switch current limit. The difference in inductor size is a factor of 5. Because of the operating frequency of the LMR12010, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite based inductors is huge. Lastly, inductors with lower series resistance (DCR) will provide better operating efficiency. For recommended inductors see Example Circuits.

INPUT CAPACITOR

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). The recommended input capacitance is 10 μ F, although 4.7 μ F works well for input voltages below 6V. The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating (I_{RMS-IN}) must be greater than:

$$I_{RMS-IN} = I_O \times \sqrt{D \times \left(1-D + \frac{r^2}{12}\right)}$$

It can be shown from the above equation that maximum RMS capacitor current occurs when $D = 0.5$. Always calculate the RMS at the point where the duty cycle, D , is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LMR12010, certain capacitors may have an ESL so large that the resulting impedance ($2\pi fL$) will be higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended. Sanyo POSCAP, Tantalum or Niobium, Panasonic SP or Cornell Dubilier ESR, and multilayer ceramic capacitors (MLCC) are all good choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R dielectrics. Consult capacitor manufacturer datasheet to see how rated capacitance varies over operating conditions.

OUTPUT CAPACITOR

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load

transient is provided mainly by the output capacitor. The output ripple of the converter is:

$$\Delta V_O = \Delta i_L \times (R_{ESR} + \frac{1}{8 \times f_S \times C_O})$$

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LMR12010, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum at 10 µF of output capacitance. Capacitance can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R. Again, verify actual capacitance at the desired operating voltage and temperature.

Check the RMS current rating of the capacitor. The RMS current rating of the capacitor chosen must also meet the following condition:

$$I_{RMS-OUT} = I_O \times \frac{r}{\sqrt{12}}$$

CATCH DIODE

The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:

$$I_{D1} = I_O \times (1-D)$$

The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency choose a Schottky diode with a low forward voltage drop.

BOOST DIODE

A standard diode such as the 1N4148 type is recommended. For V_{BOOST} circuits derived from voltages less than 3.3V, a small-signal Schottky diode is recommended for greater efficiency. A good choice is the BAT54 small signal diode.

BOOST CAPACITOR

A ceramic 0.01µF capacitor with a voltage rating of at least 6.3V is sufficient. The X7R and X5R MLCCs provide the best performance.

OUTPUT VOLTAGE

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between V_O and the FB pin. A good value for R2 is 10kΩ.

$$R1 = \left(\frac{V_O}{V_{REF}} - 1 \right) \times R2$$

PCB Layout Considerations

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing the layout is the close coupling of the GND connections of the C_{IN} capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the C_{OUT} capacitor, which should be near the GND connections of C_{IN} and D1.

There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island.

The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the GND of R2 placed as close as possible to the GND of the IC. The V_{OUT} trace to R1 should be routed away from the inductor and any other traces that are switching.

High AC currents flow through the V_{IN} , SW and V_{OUT} traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor.

The remaining components should also be placed as close as possible to the IC. Refer to the LMR12010 demo board as an example of a good layout.

Calculating Efficiency, and Junction Temperature

The complete LMR12010 DC/DC converter efficiency can be calculated in the following manner.

$$\eta = \frac{P_{OUT}}{P_{IN}}$$

Or

$$\eta = \frac{P_{OUT}}{P_{OUT} + P_{LOSS}}$$

Calculations for determining the most significant power losses are shown below. Other losses totaling less than 2% are not discussed.

Power loss (P_{LOSS}) is the sum of two basic types of losses in the converter, switching and conduction. Conduction losses usually dominate at higher output loads, where as switching losses remain relatively fixed and dominate at lower output loads. The first step in determining the losses is to calculate the duty cycle (D).

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_D - V_{SW}}$$

V_{SW} is the voltage drop across the internal NFET when it is on, and is equal to:

$$V_{SW} = I_{OUT} \times R_{DS(ON)}$$

V_D is the forward voltage drop across the Schottky diode. It can be obtained from the Electrical Characteristics section. If the voltage drop across the inductor (V_{DCR}) is accounted for, the equation becomes:

$$D = \frac{V_O + V_D + V_{DCR}}{V_{IN} + V_D - V_{SW}}$$

This usually gives only a minor duty cycle change, and has been omitted in the examples for simplicity.

The conduction losses in the free-wheeling Schottky diode are calculated as follows:

$$P_{DIODE} = V_D \times I_{OUT}(1-D)$$

Often this is the single most significant power loss in the circuit. Care should be taken to choose a Schottky diode that has a low forward voltage drop.

Another significant external power loss is the conduction loss in the output inductor. The equation can be simplified to:

$$P_{IND} = I_{OUT}^2 \times R_{DCR}$$

The LMR12010 conduction loss is mainly associated with the internal NFET:

$$P_{COND} = I_{OUT}^2 \times R_{DS(ON)} \times D$$

Switching losses are also associated with the internal NFET. They occur during the switch on and off transition periods, where voltages and currents overlap resulting in power loss.

The simplest means to determine this loss is to empirically measure the rise and fall times (10% to 90%) of the switch at the switch node:

$$P_{SWF} = 1/2(V_{IN} \times I_{OUT} \times \text{freq} \times T_{FALL})$$

$$P_{SWR} = 1/2(V_{IN} \times I_{OUT} \times \text{freq} \times T_{RISE})$$

$$P_{SW} = P_{SWF} + P_{SWR}$$

Typical Rise and Fall Times vs Input Voltage

V_{IN}	T_{RISE}	T_{FALL}
5V	8ns	4ns
10V	9ns	6ns
15V	10ns	7ns

Another loss is the power required for operation of the internal circuitry:

$$P_Q = I_Q \times V_{IN}$$

I_Q is the quiescent operating current, and is typically around 1.5mA. The other operating power that needs to be calculated is that required to drive the internal NFET:

$$P_{BOOST} = I_{BOOST} \times V_{BOOST}$$

V_{BOOST} is normally between 3VDC and 5VDC. The I_{BOOST} rms current is approximately 4.25mA. Total power losses are:

$$\Sigma P_{COND} + P_{SW} + P_{DIODE} + P_{IND} + P_Q + P_{BOOST} = P_{LOSS}$$

Design Example 1:

Operating Conditions

V_{IN}	5.0V	P_{OUT}	2.5W
V_{OUT}	2.5V	P_{DIODE}	151mW
I_{OUT}	1.0A	P_{IND}	75mW
V_D	0.35V	P_{SWF}	53mW
Freq	3MHz	P_{SWR}	53mW
I_Q	1.5mA	P_{COND}	187mW
T_{RISE}	8ns	P_Q	7.5mW
T_{FALL}	8ns	P_{BOOST}	21mW
$R_{DS(ON)}$	330m Ω	P_{LOSS}	548mW
IND_{DCR}	75m Ω		
D	0.568		

$\eta = 82\%$

Calculating the LMR12010 Junction Temperature

Thermal Definitions:

T_J = Chip junction temperature

T_A = Ambient temperature

$R_{\theta JC}$ = Thermal resistance from chip junction to device case

$R_{\theta JA}$ = Thermal resistance from chip junction to ambient air




FIGURE 8. Cross-Sectional View of Integrated Circuit Mounted on a Printed Circuit Board.

Heat in the LMR12010 due to internal power dissipation is removed through conduction and/or convection.

Conduction: Heat transfer occurs through cross sectional areas of material. Depending on the material, the transfer of heat can be considered to have poor to good thermal conductivity properties (insulator vs conductor).

Heat Transfer goes as:

silicon → package → lead frame → PCB.

Convection: Heat transfer is by means of airflow. This could be from a fan or natural convection. Natural convection occurs when air currents rise from the hot device to cooler air.

Thermal impedance is defined as:

$$R_{\theta} = \frac{\Delta T}{\text{Power}}$$

Thermal impedance from the silicon junction to the ambient air is defined as:

$$R_{\theta JA} = \frac{T_J - T_A}{\text{Power}}$$

This impedance can vary depending on the thermal properties of the PCB. This includes PCB size, weight of copper used to route traces and ground plane, and number of layers within the PCB. The type and number of thermal vias can also make a large difference in the thermal impedance. Thermal vias are necessary in most applications. They conduct heat from the surface of the PCB to the ground plane. Place two to four thermal vias close to the ground pin of the device.

The datasheet specifies two different $R_{\theta JA}$ numbers for the Thin SOT23–6 package. The two numbers show the difference in thermal impedance for a four-layer board with 2oz. copper traces, vs. a four-layer board with 1oz. copper. $R_{\theta JA}$ equals 120°C/W for 2oz. copper traces and GND plane, and 235°C/W for 1oz. copper traces and GND plane.

Method 1:

To accurately measure the silicon temperature for a given application, two methods can be used. The first method requires the user to know the thermal impedance of the silicon junction to case. ($R_{\theta JC}$) is approximately 80°C/W for the Thin SOT23-6 package. Knowing the internal dissipation from the efficiency calculation given previously, and the case temper-

ature, which can be empirically measured on the bench we have:

$$R_{\theta JA} = \frac{T_J - T_C}{\text{Power}}$$

Therefore:

$$T_J = (R_{\theta JC} \times P_{\text{LOSS}}) + T_C$$

Design Example 2:

Operating Conditions

V_{IN}	5.0V	P_{OUT}	2.5W
V_{OUT}	2.5V	P_{DIODE}	151mW
I_{OUT}	1.0A	P_{IND}	75mW
V_D	0.35V	P_{SWF}	53mW
Freq	3MHz	P_{SWR}	53mW
I_Q	1.5mA	P_{COND}	187mW
T_{RISE}	8ns	P_Q	7.5mW
T_{FALL}	8ns	P_{BOOST}	21mW
$R_{\text{DS(ON)}}$	330mΩ	P_{LOSS}	548mW
IND_{DCR}	75mΩ		
D	0.568		

$$\Sigma P_{\text{COND}} + P_{\text{SWF}} + P_{\text{SWR}} + P_Q + P_{\text{BOOST}} = P_{\text{INTERNAL}}$$

$$P_{\text{INTERNAL}} = \mathbf{322 \text{ mW}}$$

$$T_J = (R_{\theta JC} \times \text{Power}) + T_C = 80^\circ\text{C/W} \times 322 \text{ mW} + T_C$$

The second method can give a very accurate silicon junction temperature. The first step is to determine $R_{\theta JA}$ of the application. The LMR12010 has over-temperature protection circuitry. When the silicon temperature reaches 165°C, the device stops switching. The protection circuitry has a hysteresis of 15°C. Once the silicon temperature has decreased to approximately 150°C, the device will start to switch again. Knowing this, the $R_{\theta JA}$ for any PCB can be characterized during the early stages of the design by raising the ambient temperature in the given application until the circuit enters thermal shutdown. If the SW-pin is monitored, it will be obvi-

ous when the internal NFET stops switching indicating a junction temperature of 165°C. Knowing the internal power dissipation from the above methods, the junction temperature and the ambient temperature, $R_{\theta JA}$ can be determined.

$$R_{\theta JA} = \frac{165^{\circ}\text{C} - T_A}{P_{\text{INTERNAL}}}$$

Once this is determined, the maximum ambient temperature allowed for a desired junction temperature can be found.

Design Example 3:

Operating Conditions

Package	SOT23-6		
V_{IN}	12.0V	P_{OUT}	2.475W
V_{OUT}	3.30V	P_{DIODE}	523mW
I_{OUT}	750mA	P_{IND}	56.25mW
V_{D}	0.35V	P_{SWF}	108mW
Freq	3MHz	P_{SWR}	108mW
I_{Q}	1.5mA	P_{COND}	68.2mW
I_{BOOST}	4mA	P_{Q}	18mW
V_{BOOST}	5V	P_{BOOST}	20mW
T_{RISE}	8ns	P_{LOSS}	902mW

T_{FALL}	8ns
R_{DSON}	400mΩ
IND_{DCR}	75mΩ
D	30.3%

$$\Sigma P_{\text{COND}} + P_{\text{SWF}} + P_{\text{SWR}} + P_{\text{Q}} + P_{\text{BOOST}} = P_{\text{INTERNAL}}$$

$$P_{\text{INTERNAL}} = \mathbf{322\text{ mW}}$$





Using a standard National Semiconductor Thin SOT23-6 demonstration board to determine the $R_{\theta JA}$ of the board. The four layer PCB is constructed using FR4 with 1/2oz copper traces. The copper ground plane is on the bottom layer. The ground plane is accessed by two vias. The board measures 2.5cm x 3cm. It was placed in an oven with no forced airflow. The ambient temperature was raised to 94°C, and at that temperature, the device went into thermal shutdown.

$$R_{\theta JA} = \frac{165^{\circ}\text{C} - 94^{\circ}\text{C}}{322\text{ mW}} = 220^{\circ}\text{C/W}$$

If the junction temperature was to be kept below 125°C, then the ambient temperature cannot go above 54.2°C.

$$T_J - (R_{\theta JA} \times P_{\text{LOSS}}) = T_A$$

Physical Dimensions inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS
6-Lead TSOT Package
NS Package Number MK06A

MK06A (Rev E)

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:
www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com